Enhancement and optimization of the FPGA-based TCP implementation of a high-speed traffic generator

OData support
Supervisor:
Dr. Varga Pál
Department of Telecommunications and Media Informatics

FPGA (Field Programmable Gate Array) based devices are frequently applied in network devices due to their capabilities in solving hardware accelerated and time critical tasks.

The software-based traffic generator application (SGA-TG) was capable of generating TCP based network taffic, however its congestion control did not support selective acknowledgement. The lack of ARP protocol support was an other downfall of this traffic generator. The goal of my thesis was to improve and optimise the traffic generator by implementing the protocols mentioned above in VHDL language.

In this paper I introduce the architecture of the TCP traffic generator, solve the lack of ARP handling and enhance its congestion control by implementing a simple, but not fully fledged support of the selective acknowledgement. After the realisation was completed, the implementation was verified throught simulations and measurements. The verification demonstrates, that the device is capable of communicating with other network device via ARP, and during non-ideal connection, the improved TCP stack works more efficiently compared to the initial version.

Downloads

Please sign in to download the files of this thesis.